



CY74FCT16823T CY74FCT162823T

18-Bit Register

Features

- Low power, pin compatible replacement for ABT functions
- FCT-E speed at 4.4 ns
- Power-off disable outputs permits live insertion
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps
- ESD > 2000V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Industrial temperature range of -40°C to +85°C
- $V_{CC} = 5V \pm 10\%$

CY74FCT16823T Features:

- 64 mA sink current, 32 mA source current
- Typical V_{OLP} (ground bounce) <1.0V at $V_{CC} = 5V$, $T_A = 25^\circ C$

CY74FCT162823T Features:

- Balanced 24 mA output drivers

- Reduced system switching noise

- Typical V_{OLP} (ground bounce) <0.6V at $V_{CC} = 5V$, $T_A = 25^\circ C$


Functional Description

The CY74FCT16823T and the CY74FCT162823T 18-bit bus interface register are designed for use in high-speed, low-power systems needing wide registers and parity. 18-bit operation is achieved by connecting the control lines of the two 9-bit registers. Flow-through pinout and small shrink packaging aids in simplifying board layout. The outputs are designed with a power-off disable feature to allow live insertion of boards.

The CY74FCT16823T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

The CY74FCT162823T has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162823T is ideal for driving transmission lines.

Logic Block Diagrams



Pin Configuration

SSOP/TSSOP

Top View

1	56	1CLK
2	55	1CLKEN
3	54	1D ₁
4	53	GND
5	52	1D ₂
6	51	1D ₃
7	50	V _{CC}
8	49	1D ₄
9	48	1D ₅
10	47	1D ₆
11	46	GND
12	45	1D ₇
13	44	1D ₈
14	43	1D ₉
15	42	2D ₁
16	41	2D ₂
17	40	2D ₃
18	39	GND
19	38	2D ₄
20	37	2D ₅
21	36	2D ₆
22	35	V _{CC}
23	34	2D ₇
24	33	2D ₈
25	32	GND
26	31	2D ₉
27	30	2CLKEN
28	29	2CLK

FCT16823-3

Pin Description

Name	Description
D	Data Inputs
CLK	Clock Inputs
CLKEN	Clock Enable Inputs (Active LOW)
CLR	Asynchronous Clear Inputs (Active LOW)
OE	Output Enable Inputs (Active LOW)
Q	Three-State Outputs

Function Table^[1]

Inputs						Outputs
OE	CLR	CLKEN	CLK	D	Q	Function
H	X	X	X	X	Z	High Z
L	L	X	X	X	L	Clear
L	H	H	X	X	Q ^[2]	Hold
H	H	L	⊟	L	Z	Load
H	H	L	⊟	H	Z	
L	H	L	⊟	L	L	
L	H	L	⊟	H	H	

Maximum Ratings^[3, 4]

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-55°C to +125°C
Ambient Temperature with Power Applied.....	-55°C to +125°C
DC Input Voltage	-0.5V to +7.0V
DC Output Voltage	-0.5V to +7.0V
DC Output Current (Maximum Sink Current/Pin)	-60 to +120 mA

Power Dissipation 1.0W

Static Discharge Voltage >2001V
(per MIL-STD-883, Method 3015)

Operating Range

Range	Ambient Temperature	V _{CC}
Industrial	-40°C to +85°C	5V ± 10%

Notes:

1. H = HIGH Voltage Level.
L = LOW Voltage Level.
X = Don't Care.
Z = HIGH Impedance.
2. ⊟=LOW-to-HIGH transition.
3. Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.
4. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.



Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
V _{IH}	Input HIGH Voltage		2.0			V
V _{IL}	Input LOW Voltage				0.8	V
V _H	Input Hysteresis ^[6]			100		mV
V _{IK}	Input Clamp Diode Voltage	V _{CC} =Min., I _{IN} =-18 mA		-0.7	-1.2	V
I _{IH}	Input HIGH Current	V _{CC} =Max., V _I =V _{CC}			±1	µA
I _{IL}	Input LOW Current	V _{CC} =Max., V _I =GND			±1	µA
I _{OZH}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =2.7V			±1	µA
I _{OZL}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =0.5V			±1	µA
I _{OS}	Short Circuit Current ^[7]	V _{CC} =Max., V _{OUT} =GND	-80	-140	-200	mA
I _O	Output Drive Current ^[7]	V _{CC} =Max., V _{OUT} =2.5V	-50		-180	mA
I _{OFF}	Power-Off Disable	V _{CC} =0V, V _{OUT} ≤4.5V ^[8]			1	µA

Output Drive Characteristics for CY74FCT16823T

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =-3 mA	2.5	3.5		V
		V _{CC} =Min., I _{OH} =-15 mA	2.4	3.5		
		V _{CC} =Min., I _{OH} =-32 mA	2.0	3.0		
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =64 mA		0.2	0.55	V

Output Drive Characteristics for CY74FCT162823T

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
I _{ODL}	Output LOW Voltage ^[7]	V _{CC} =5V, V _{IN} =V _{IH} or V _{IL} , V _{OUT} =1.5V	60	115	150	mA
I _{ODH}	Output HIGH Voltage ^[7]	V _{CC} =5V, V _{IN} =V _{IH} or V _{IL} , V _{OUT} =1.5V	-60	-115	-150	mA
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =-24 mA	2.4	3.3		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =24 mA		0.3	0.55	V

Capacitance^[9] (T_A = +25°C, f = 1.0 MHz)

Parameter	Description	Test Conditions	Typ. ^[5]	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6.0	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5.5	8.0	pF

Notes:

5. Typical values are at V_{CC}= 5.0V, T_A= +25°C ambient.
6. This input is guaranteed but not tested.
7. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
8. Tested at +25°C.
9. This parameter is guaranteed but not tested.

Power Supply Characteristics

Parameter	Description	Test Conditions ^[10]		Min.	Typ. ^[5]	Max.	Unit	
I _{CC}	Quiescent Power Supply Current	V _{CC} =Max.	V _{IN} <0.2V V _{IN} ≥V _{CC} -0.2V	—	5	500	μA	
ΔI _{CC}	Quiescent Power Supply Current (TTL inputs HIGH)	V _{CC} =Max.	V _{IN} =3.4V ^[11]	—	0.5	1.5	mA	
I _{CCD}	Dynamic Power Supply Current ^[12]	V _{CC} =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, OE=CLKEN=GND	V _{IN} =V _{CC} or V _{IN} =GND	—	75	120	μA/ MHz	
I _C	Total Power Supply Current ^[13]	V _{CC} =Max., f ₀ =10 MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling, OE=CLKEN=GND at f ₁ =5 MHz	V _{IN} =V _{CC} or V _{IN} =GND	—	0.8	1.7	mA	
			V _{IN} =3.4V or V _{IN} =GND	—	1.3	3.2		
		V _{CC} =Max., at f ₁ =2.5 MHz, 50% Duty Cycle, Outputs Open, Eighteen Bits Toggling, OE=CLKEN=GND f ₀ =10 MHz	V _{IN} =V _{CC} or V _{IN} =GND	—	4.2	7.1 ^[14]		
			V _{IN} =3.4V or V _{IN} =GND	—	9.2	22.1 ^[14]		

Notes:

10. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

11. Per TTL driven input (V_{IN}=3.4V); all other inputs at V_{CC} or GND.

12. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

13. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}

I_C = I_{CC}+ΔI_{CC}D_HN_T+I_{CCD}(f₀/2+f₁N₁)

I_{CC} = Quiescent Current with CMOS input levels

ΔI_{CC} = Power Supply Current for a TTL HIGH input (V_{IN}=3.4V)

D_H = Duty Cycle for TTL inputs HIGH

N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic Current caused by an input transition pair (HLH or LHL)

f₀ = Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

N₁ = Number of inputs changing at f₁

All currents are in millamps and all frequencies are in megahertz.

14. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.



Switching Characteristics Over the Operating Range^[15]

Parameter	Description	Condition ^[16]	CY74FCT16823AT CY74FCT162823AT		CY74FCT16823BT CY74FCT162823BT		Unit	Fig.No. ^[16]
			Min.	Max.	Min.	Max.		
t_{PLH} t_{PHL}	Propagation Delay CLK to Q	$C_L=50\text{ pF}$ $R_L=500\Omega$	1.5	10.0	1.5	7.5	ns	1, 5
		$C_L=300\text{ pF}^{[17]}$ $R_L=500\Omega$	1.5	20.0	1.5	15.0		
t_{PHL}	Propagation Delay \overline{CLR} to Q	$C_L=50\text{ pF}$ $R_L=500\Omega$	1.5	14.0	1.5	9.0	ns	1, 5
t_{PZH} t_{PZL}	Output Enable Time \overline{OE} to Q	$C_L=50\text{ pF}$ $R_L=500\Omega$	1.5	12.0	1.5	8.0	ns	1, 7, 8
		$C_L=300\text{ pF}^{[17]}$ $R_L=500\Omega$	1.5	23.0	1.5	15.0		
t_{PHZ} t_{PLZ}	Output Disable Time \overline{OE} to Q	$C_L=5\text{ pF}^{[17]}$ $R_L=500\Omega$	1.5	7.0	1.5	6.5	ns	1, 7, 8
		$C_L=50\text{ pF}$ $R_L=500\Omega$	1.5	8.0	1.5	7.5		
t_{SU}	Set-Up Time HIGH or LOW, D to CLK	$C_L=50\text{ pF}$ $R_L=500\Omega$	3.0	—	3.0	—	ns	4
t_H	Hold Time HIGH or LOW, D to CLK		1.5	—	1.5	—	ns	4
t_{SU}	Set-Up Time HIGH or LOW, \overline{CLKEN} to CLK		3.0	—	3.0	—	ns	9
t_H	Hold Time HIGH or LOW \overline{CLKEN} to CLK		0.0	—	0.0	—	ns	9
t_W	CLK Pulse Width HIGH or LOW		6.0	—	6.0	—	ns	5
t_W	CLR Pulse Width LOW		6.0	—	6.0	—	ns	5
t_{REM}	Recovery Time CLR to CLK		6.0	—	6.0	—	ns	6
$t_{SK(O)}$	Output Skew ^[18]		—	0.5	—	0.5	ns	—

Switching Characteristics Over the Operating Range^[15]

Parameter	Description	Condition ^[16]	CY74FCT16823CT CY74FCT162823CT		CY74FCT16823ET CY74FCT162823ET		Unit	Fig.No. ^[16]
			Min.	Max.	Min.	Max.		
t_{PLH} t_{PHL}	Propagation Delay CLK to Q	$C_L=50\text{ pF}$ $R_L=500\Omega$	1.5	6.0	1.5	4.4	ns	1, 5
		$C_L=300\text{ pF}^{[17]}$ $R_L=500\Omega$	1.5	12.5	1.5	8.0		
t_{PHL}	Propagation Delay \overline{CLR} to Q	$C_L=50\text{ pF}$ $R_L=500\Omega$	1.5	6.1	1.5	4.4	ns	1, 5
t_{PZH} t_{PZL}	Output Enable Time \overline{OE} to Q	$C_L=50\text{ pF}$ $R_L=500\Omega$	1.5	5.5	1.5	4.4	ns	1, 7, 8
		$C_L=300\text{ pF}^{[17]}$ $R_L=500\Omega$	1.5	12.5	1.5	9.0		
t_{PHZ} t_{PLZ}	Output Disable Time \overline{OE} to Q	$C_L=5\text{ pF}^{[17]}$ $R_L=500\Omega$	1.5	5.2	1.5	3.6	ns	1, 7, 8
		$C_L=50\text{ pF}$ $R_L=500\Omega$	1.5	6.5	1.5	3.6		



**CY74FCT16823T
CY74FCT162823T**

Switching Characteristics Over the Operating Range^[15] (continued)

Parameter	Description	Condition ^[16]	CY74FCT16823CT CY74FCT162823CT		CY74FCT16823ET CY74FCT162823ET		Unit	Fig.No. ^[16]
			Min.	Max.	Min.	Max.		
t _{SU}	Set-Up Time HIGH or LOW, D to CLK	C _L =50 pF R _L =500Ω	2.0	—	1.5	—	ns	4
t _H	Hold Time HIGH or LOW, D to CLK		1.5	—	0.0	—	ns	4
t _{SU}	Set-Up Time HIGH or LOW, <u>CLKEN</u> to CLK		3.0	—	2.5	—	ns	9
t _H	Hold Time HIGH or LOW <u>CLKEN</u> to CLK		0.0	—	0.0	—	ns	9
t _W	CLK Pulse Width HIGH or LOW		3.3	—	3.3	—	ns	5
t _W	CLR Pulse Width LOW		3.3	—	3.0	—	ns	5
t _{REM}	Recovery Time CLR to CLK		6.0	—	3.0	—	ns	6
t _{SK(O)}	Output Skew ^[18]		—	0.5	—	0.5	ns	—

Notes:

15. Minimum limits are guaranteed but not tested on Propagation Delays.
16. See "Parameter Measurement Information" in the General Information section.
17. These limits are guaranteed but not tested.
18. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

Ordering Information CY74FCT16823



Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.4	CY74FCT16823ETPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16823ETPVC	O56	56-Lead (300-Mil) SSOP	
6.0	CY74FCT16823CTPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16823CTPVC	O56	56-Lead (300-Mil) SSOP	
7.5	CY74FCT16823BTPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16823BTPVC	O56	56-Lead (300-Mil) SSOP	
10.0	CY74FCT16823ATPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16823ATPVC	O56	56-Lead (300-Mil) SSOP	

Ordering Information CY74FCT162823

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.4	CY74FCT162823ETPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162823ETPVC	O56	56-Lead (300-Mil) SSOP	
6.0	CY74FCT162823CTPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162823CTPVC	O56	56-Lead (300-Mil) SSOP	
7.5	CY74FCT162823BTPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162823BTPVC	O56	56-Lead (300-Mil) SSOP	
10.0	CY74FCT162823ATPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162823ATPVC	O56	56-Lead (300-Mil) SSOP	

Package Diagrams

56-Lead Shrunk Small Outline Package O56



56-Lead Thin Shrunk Small Outline Package Z56

